Addressing Fault in Noc With On-Line Diagnosis Mechanism
نویسندگان
چکیده
This project proposes a fault-tolerant solution for a buffer less network-on-chip, including an on-line fault-diagnosis mechanism to detect both transient and permanent faults, a hybrid automatic repeat request, and forward error correction link-level error control scheme to handle transient faults and a reinforcement-learningbased fault-tolerant deflection routing (FTDR) algorithm to tolerate permanent faults without deadlock and live lock. A hierarchical-routing-table-based algorithm (FTDR-H) is also presented to reduce the area overhead of the FTDR router. The Ant Colony Algorithm is used to find the minimum distance between sender to receiver. Modelsim simulator used to verify a existing and proposed method.
منابع مشابه
Online Network-on-Chip Switch Fault Detection and Diagnosis Using Functional Switch Faults
This paper presents efficient methods for online fault detection and diagnosis of Network-on-Chip (NoC) switches. The fault model considered in this research is a system level fault model based on the generic properties of NoC switch functionality. The proposed method is evaluated by fault simulation in a platform using this system level fault model. The experimental results show that with a re...
متن کاملInvestigating SNNs for Identifying and Classifying Faults in Networks - on - Chip Computing Systems
Brief Project Description: Fault-free design of electronic systems is becoming increasingly difficult due to variations in the silicon manufacturing process, requiring systems to be adaptive to faulty conditions post deployment. Researchers have looked to building brain-inspired computing architectures, based on Spiking Neural Networks (SNN), which aim to mimic the efficient and self-adaptive i...
متن کاملReliability and Performance Evaluation of Fault-aware Routing Methods for Network-on-Chip Architectures (RESEARCH NOTE)
Nowadays, faults and failures are increasing especially in complex systems such as Network-on-Chip (NoC) based Systems-on-a-Chip due to the increasing susceptibility and decreasing feature sizes. On the other hand, fault-tolerant routing algorithms have an evident effect on tolerating permanent faults and improving the reliability of a Network-on-Chip based system. This paper presents reliabili...
متن کاملFault-Tolerant Techniques to Manage Yield and Power Constraints in Network-on-Chip Interconnections
The use of fault-tolerant mechanism is essential to ensure the correct functionality of integrated circuits after manufacturing due to the massive number of faults that may occur during the process. In this work, we propose a set of fault-tolerant techniques to cope with faulty wires in Network-on-Chip (NoC). The most appropriate technique is chosen by taking into account the number of faulty w...
متن کاملDesign of a novel congestion-aware communication mechanism for wireless NoC architecture in multicore systems
Hybrid Wireless Network-on-Chip (WNoC) architecture is emerged as a scalable communication structure to mitigate the deficits of traditional NOC architecture for the future Multi-core systems. The hybrid WNoC architecture provides energy efficient, high data rate and flexible communications for NoC architectures. In these architectures, each wireless router is shared by a set of processing core...
متن کامل